

PATENT

(5681-03600/P6750) IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Filed: Invento Carl Stev Jam	Novembor(s): B. Franke en A. Sivides P. Freye Cavanagh	er ensee	<i>\$</i>	the United States Postal S class mail in an envelo Patents, Washington, DC 2	Silver, David 2128 5681-03600 Diverspondence is being deposited with hervice with sufficient postage as first per addressed to Commissioner for 10231, on the date indicated below. Dence J. Merkel Gistered Representative
				/	
		INFORMATION DISC	CLO	SURE STATEME	<u>ENT</u>
P.O. Boo Alexand Sir:	Applicant re				
1. Т	This Informa	ation Disclosure Statement	is su	ıbmitted:	
а		continued prosecution within 3 months of the 1.491 in an Internation before the mailing date	appliedate al ap of a first	ication under § 1.53(c) of entry of the nation plication; first Office Action of Office Action after	onal stage as set forth in §
b	o. 🛛	final Office Action	or 1	Notice of Allowand	r to the mailing date of a ce, and thus: \Box the or \boxtimes a fee of \$180.00 is

	c.		after the mailing date of and prior to payment of paragraph 2 below is pro-	of the issue fee,	and thus: the c	ertification of
2.	It is he	reby certif	ĭed:			
		was cite	item of information code in a communication application not more at, or	from a foreign	patent office in	a counterpart
		was cite foreign a after ma	tem of information cond in a communication application or, to the king reasonable inquirmore than three months	from a foreign nowledge of the y, was known to	patent office in person signing th any individual de	a counterpart e certification esignated in §
3.			ration of the following and U.S. applications,			
4.	For ea	ch non-E	nglish language refere	ence listed on the	e attached Form	PTO-1449:
		reference	e is made to an English	language translati	on submitted here	with, and/or
			e is made to a foreign submitted herewith, a		search report (in	n the English
			e is made to an English port submitted herewith		ation of a foreigr	patent office
			e is made to the concise pplication at page(s)			fication of the
		reference	e is made to the concise	explanation set for	orth below:	
5.		Applicar	at also offers the following	ing comments for	the Examiner's co	onsideration:
6.		Also enc	losed is a copy of a fore	eign search report	citing these refere	ences.
7.		payment commun not more Statemen	ed documents were broof the issue fee in the ication from a foreign than three months part. Applicant(s) requirements of the property of the p	captioned case. patent office in a rior to the filing est this Informat	The documents vecounterpart foreit of this Information Disclosure S	vere cited in a gn application on Disclosure Statement and
8.		Form P	at(s) requests that the CO-1449 and reference and pursuant to 37 C.F.Roon.	s, which are bein	g filed before th	e grant of the

If any required fees are missing, the Commissioner is authorized to charge said fees to Meyertons, Hood, Kivlin, Kowert & Goetzel, P.C. Deposit Account No. 50-1505/5681-03600/LJM.

Respectfully submitted,

Lawrence J. Merkel

Reg/No. 41,191 / Agent for Applicant(s)

MEYERTONS, HOOD, KIVLIN, KOWERT & GOETZEL, P.C. P. O. Box 398 Austin, Texas 78767 (512) 853-8800

Form PTO-1449 (modified) List of Patents and Publications
For Applicant's Information

Disclosure Statement (Use several sheets if necessary) ATTY, DKT, NO. 5681-03600

SERIAL NO. 10/007,816

APPLICANT: Frankel, et al.

GROUP: 2151

FILING DATE: November 9, 2001

U.S. PATENT DOCUMENTS

EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
							_

		OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)
•	D1	Lee, K.C., "A Virtual Bus Architecture for Dynamic Parallel Processing Parallel and Distributed Systems," IEEE Transactions, Vol. 4, Issue 2, February 1993, pages 121-130.
•	D2	Lee, K.C., "A Virtual Bus for Dynamic Parallel Processing Parallel and Distributed Processing, 1990, Proceedings of the Second IEEE Symposium on December 9-13, 1990, pages 736-743.
	D3	"Rule Base Driven Conversion of an Object Oriented Design Structure Into Standard Hardware Description Languages," Verschueren, A.C., IEEE Xplore, appears in Euromicro Conference, 1998, Proceedings. 24 th , vol. 1, August 25, 1998, pages 42-45.
•	D4	"Modeling Communication with Objective VHDL," Putzke, et al., IEEE Xplore, appears in Verilog HDL Conference and VHDL International Use Forum, 1998, IVC/VIUF, Proceedings., 1998 International, March 16, 1998, pages 83-89.
•	D5	"A Procedural Language Interface for VHDL and its Typical Applications," Martinolle, et al., IEEE Xplore, appears in Verilog HDL Conference and VHDL International Use Forum, 1998, IVC/VIUF, Proceedings., 1998 International, March 16, 1998, pages 32-38.
	D6	"The Verilog Procedural Interface for the Verilog Hardware Description Language," Dawson, et al., IEEE Xplore, appears in Verilog HDL Conference, 1996, Proceedings., 1996 International, February 26, 1996, pages 17-23.
	D7	"An Integrated Environment for HDL Verification," York, et al., IEEE Xplore, appears in Verilog HDL Conference, 1995, Proceedings., 1995 International, March 27, 1995, pages 9-18.
	D8	"The PowerPC 603 C++ Verilog Interface Model," Voith, R.P., IEEE Xplore, appears in Compcon Spring '94, Digest of Papters, Feb. 28, 1994, pages 337-340.
	D9	"Networked Object Oriented Verification with C++ and Verilog, Dearth, et al., IEEE, XP-002144328, 1998, 4 pages.
	D10	Patent Abstracts of Japan, publication no. 10326835, published December 8, 1998.
	D11	Patent Abstracts of Japan, publication no. 10049560, published February 20, 1998.
	D12	Patent Abstracts of Japan, publication no. 10340283, published December 22, 1998.
	D13	Patent Abstracts of Japan, publication no. 07254008, published October 3, 1995.
	D14	"Multiprocessing Verilog Simulator Exploits the Parallel Nature of HDLs." Lisa Maliniak, Electronic Design, Abstract, May 30, 1994, 1 page.

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner. Form PTO-1449 (modified)
List of Patents and Publications
For Applicant's Information
Disclosure Statement
(Use several sheets if necessary)

ATTY. DKT. NO. 5681-03600

APPLICANT: Frankel, et al.

FILING DATE: November 9, 2001

SERIAL NO. 10/007,816

GROUP: 2151

		OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)
	D15	"It's A Multithreaded World, Part I," Charles J. Northrup, BYTE, May 1992, 7 pages.
•	D16	"It's a Multithreaded World, Part 2," Charles J. Northrup, BYTE, June 1992, pp. 351-356.
	D17	"Weaving a Thread," Shashi Prasad, BYTE, October 1995, pp. 173-174.
	D18	"Making Sense of Collaborative Computing," Mark Gibbs, Network World Collaboration, January 10, 1994, 4 pages.
•	D19	"Parallel Logic Simulation of VLSI Systems," Bailey, et al., ACM Computing Surveys, Vol. 26, No. 3, September 1994, pp. 255-294.
•	D20	"Multithreaded Languages for Scientific and Technical Computing," Cherri M. Pancake, Proceedings of the IEEE, Vol. 81, No. 2, February 1993, pp. 288-304.
	D21	"Distributed Simulation Architecture, SW Environment, Enterprise Server Products," Purdue EE400 Presentation by Freyensee and Frankel, November 9, 2000, 13 pages.
	D22	"BNF and EBNF: What Are They And How Do They Work?," Lars Marius Garshol, October 12, 1999, pp. 1-10.
•	D23	"VCK: Verilog-C Kernel," Testbench Automation, Distributed by Verilog Simulation, Hardware-Software Coverification, 2001 Avery Design Systems, Inc., 8 pages.
•	D24	"Principles of Verilog PLI," Swapnajit Mittra, Silicon Graphics Incorporated, 1999, 10 pages.
	D25	"IEEE Standard Hardware Description Language Based on the Verilog® Hardware Description Language," IEEE, December 12, 1995, 8 pages.
	D26	"OpenVera 1.0, Language Reference Manual," Version 1.0, March 2001, pp. 4-1 to 4-34, pp. 5-1 to 5-32, 6-1 to 6-22, 7-1 to 7-24, 11-1 to 11-50, 12-1 to 12-8, 13-1 to 13-14, 14-1 to 14-20, 15-1 to 15-118.
	D27	"VLSI Designe of a Bust Arbitration Module for the 68000 Series of Microprocessors," Ososanya, et al., IEEE, 1994, pp. 398-402.
	D28	"A VHDL Standard Package for Logic Modeling," David R. Coelho, IEEE Design & Test of Computers, Vol. 7, Issue 3, June 1990, pp. 25-32
	D29	"Corrected Settling Time of the Distributed Parallel Arbiter," M.M. Taub, PhD., IEEE Proceedings, Part E: Computers & Digitals, Vol. 139, Issue 4, July 1992, pp. 348-354.

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.